RETICLE OPTION LAYER DETECTION METHOD

BACKGROUND OF THE INVENTION

(1) Field of the Invention

The invention relates to reticle options in a semiconductor device, and more particularly, to a method of detecting reticle option layers in an integrated circuit device.

(2) Description of the Prior Art

During the early stages of product development, it is important to get test data based on actual silicon as soon as possible. One way to expedite this data availability on a new product is to include several chip layer versions on the same reticle. So, depending on the number of chip pattern placements within the reticle, there can be up to that number of layer versions on the reticle. The most promising of the layer versions, based on test results, could then be selected and implemented as a single version for the production reticle.

To facilitate testing and evaluation of the integrated circuit, a means of easily identify layer versions is needed. Ideally, such versions should be identified electrically either by directly probing the die or by probing individual pins of packaged circuit. The only known prior art approach to provide electrical identification of a layer version is through the use of existing redundancy or chip identification fuses that are either connected or disconnected based on a metal layer version. However, this approach is limited in terms of the layers that can be used as reticle versions.

Several prior art approaches relate to reticle layers, identification, and related methods. U.S. Patent 5,940,704 to Takeuchi discloses a method of making a reference apparatus for determining current or voltage in nonvolatile memory cells. The reference apparatus comprises cells with different threshold voltages due to differences in the floating gate to control gate coupling ratios. The current in the nonvolatile cell is compared to that in the reference cells using a sense amplifier. U.S. Patent 5,747,868 to Reddy et al teaches a method to form polysilicon laser fusible links in an integrated circuit device. U.S. Patent 4,758,863 to Nikkel illustrates a

multilevel reticle having multiple masks of integrated circuit patterns. U.S. Patent 5,907,492 to Akram et al teaches a method for use in an integrated circuit manufacturing process. Data from repair procedures conducted at wafer probe is used to determine whether further repairs will be performed. This method uses a laser fuse identification code to track repair procedures performed.

SUMMARY OF THE INVENTION

A principal object of the present invention is to provide an effective method of detecting the presence of a reticle option layer in an integrated circuit device.

A further object of the present invention is to provide a method of detecting reticle option layers in an integrated circuit device by electrically measuring the performance of two MOS transistors where the electrical performance of one transistor is affected by the presence of the reticle option while the other transistor is a standard, or control device.

A yet further object of the present invention is to provide a method of detecting reticle option layers where the reticle option layer is a threshold implantation.

Another further object of the present invention is to provide a method of detecting reticle option layers by directly probing the integrated circuit die.

Another further object of the present invention is to provide a reticle detection method for use with either NMOS or PMOS transistors.

Another further object of the present invention is to provide a method of detecting reticle option layers by probing the pins of the packaged integrated circuit.

Another yet further object of the present invention is to detect reticle option layers by probing the pins of the packaged circuit where a selection and amplification circuit facilitates access to the MCS transistors from the package pins.

Another still further object of the present invention is to detect reticle option layers by probing the pins of

the packaged circuit where a selection and amplification circuit facilitates access to the MOS transistors from the package pins where either NMOS or PMOS transistors are sensed.

In accordance with the objects of this invention, a new method of detecting a threshold voltage implantation. reticle option layer in an integrated circuit device has been achieved. The current through a first MOS transistor in an integrated circuit device is measured by forcing a test voltage on the drain and the gate. The gate and the drain of the first MOS transistor are connected together while the source of the first MOS transistor is connected to a reference voltage. The first MOS transistor has the standard threshold voltage implantation but not the threshold voltage implantation reticle option layer. The current through a second MOS transistor in the integrated circuit device is measured by forcing the same test voltage on the drain and the gate. The gate and the drain of the second MOS transistor are connected together while the source of the second MOS transistor is connected to the same reference voltage. The second MOS transistor has both the standard threshold voltage implantation and the threshold voltage implantation reticle option layer. The

through the second MOS transistor and the current through the second MOS transistor are compared to detect the presence of the threshold voltage implantation reticle option layer in the integrated circuit device. The method may be used for either NMOS or EMOS transistors.

Also in accordance with the objects of this invention, a new method of detecting a threshold viltage implantation reticle totion layer in an integrated directit device has been achieved. A first NMOS transistor in an integrated discuit device is selected in a first test made so that the voltage at the drain and the gate of the first NMOS transistor may be measured at an output pin of the integrated circuit device. The gate and the drain of the first NMOS transistor are connected together. The first NMIS transistor has the standard threshold voltage implantation but not the threshold voltage implantation retitle option layer. The voltage at the output pin in the first test mode is measured when an internal standard voltage is connected to the drain and the gate through an internal standard resistance while the source of the first NMOS transistor is connected to ground. A second NMOS transistor in the integrated circuit device is selected in a second test mode so that the voltage at the drain and the

gate of the second NMOS transistor may be measured at the output pin of the integrated circuit device. The gate and the drain of the second NMOS transistor are connected together. The second NMOS transistor has both the standard threshold voltage implantation and the threshold voltage implantation and the threshold voltage implantation reticle option layer. The voltage at the output pin in the second test mode is measured when the internal standard voltage is connected to the drain and the gate through the internal standard resistance while the source of the NMOS transistor is connected to ground. The voltage at the output pin in the first test mode is compared with the voltage at the output pin in the second test mode to detect the presence of the threshold voltage implantation reticle option layer in the integrated circuit device.

Also in accordance with the objects of this invention, a new method of detecting a threshold voltage implantation reticle option layer in an integrated circuit device has been achieved. A first PMOS transistor in an integrated circuit device is selected in a first test mode so that the voltage at the drain and the gate of the first PMOS transistor may be measured at an output pin of the integrated circuit device. The gate and the drain of the

first PMIS transistor are connected together. The first PMOS transistor has the standard threshold voltage implantation but not the threshold voltage implantation retisle option layer. The voltage at the output pin in the first test mode is measured when an internal standard voltage is connected to the source while the grain and the gate are connected to ground through an internal standard resistance. A second PMOS transistor in the integrated directit device is selected in a second test mode so that the voltage at the drain and the gate of the second PMOS transistir may be measured at the output pin of the integrated dircuit device. The gate and the drain of the second PMCS transistor are connected together. The second FMOS transistor has both the standard threshold voltage implantation and the threshold voltage implantation reticle option layer. The voltage at the output pin in the second test mode is measured when the internal standard voltage is connected to the source while the drain and the gate are connected to ground through the internal standard resistance. The voltage at the output pin in the first test mode is compared with the voltage at the output pin in the second test mode to detect the presence of the threshold voltage implantation reticle option layer in the integrated sircuit device.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings forming a material part of this description, there is shown:

- Fig. 1 illustrates a top view of a photolithographic reticle for an integrated circuit device.
- Figs. 2 and 3 schematically illustrate in cross-sectional representation the formation of a pair of NMOS transistors as used in the present invention.
- Figs. 4 and 5 schematically illustrate a first preferred embeddiment of the present invention.
- Fig. 6 graphically illustrates the parametric performance of the first preferred embodiment of the present invention.
- Fig. 7 schematically illustrates the first preferred embodiment where PMOS transistors are used as the sensing structures.

Figs. 8 and 9 schematically illustrate a second preferred embodiment of the present invention.

Fig. 10 graphically illustrates the parametric performance of the second preferred embodiment of the present invention.

Fig. 11 schematically illustrates a third preferred embodiment of the present invention.

DESCRIPTION OF THE PREFERED EMBODIMENTS

The embodiments disclose the application of the present invention to the detection of a reticle option layer in an integrated circuit device. It should be clear to those experienced in the art that the present invention can be applied and extended without deviating from the scope of the present invention.

Referring now particularly to Fig. 1, there is shown a top view of a photolithographic reticle 10 for an

integrated circuit device. Photolithography is an integral processing method in the art of integrated circuit manufacturing. Photolithography is used to pattern a light sensitive material, such as photoresist, in process steps that define the many layers, features, and devices on the integrated circuit.

More specifically, a photoresist layer is applied everlying the surface of the integrated circuit. The photoresist layer is then exposed to actinic light through a mask or reticle 10. After light exposure, the photoresist is developed to leave a copy of the pattern, or its negative image, on the surface of the integrated circuit. The mask exposure step is performed in a lithographic exposure machine, commonly called an optical printer.

A particular form of optical printer that is commonly used in the art is called the optical stepper. In an optical stepper, the use of the reticle 10 allows several copies of an integrated circuit layer to be exposed onto the photoresist at once. In the example reticle 10, ten individual die are exposed on the wafer at one time. Through the use of the reticle 10, it is also possible to

form different designs on each of the ten locations. For example, the first die location 14 and the second die location 18 could be different designs or products. Yet another product could be included at some other location 22 in the reticle array.

More important for the present invention, each die locations could include slight variations in the circuit design of an integrated circuit. Such variations could represent, but are not limited to, process variations intentionally included on directits during the product development stage. For example, the width features of the polysilicon layer could be varied slightly between the first location 14 and the second location 18. If the product under development were a MOS device, this variation in polysilicon width would likely have a significant impact on the performance of the completed circuits. Using the reticle array 10 in this way offers important advantages in the product development process. First, experimental data variation can be achieved quickly. Second, since the variation is between die on the same integrated circuit wafer, wafer-to-wafer or lot-to-lot variations are eliminated in the data analysis.

Specific to the first and second preferred embodiments of the present invention, the ability to pattern each die of the reticle differently for a given layer is advantageously used. These layer variations, so useful for product development, are herein used to create a method whereby the presence of a particular layer or layer variation can be detected by an electrical parametric test.

Referring now to Fig. 2, a cross-sectional representation of a partially completed integrated circuit device of the first and second preferred embodiments is shown. A semiconductor substrate 30 is provided. Isolation regions 34 are formed in the semiconductor substrate 30 to separate active device areas. A sacrificial or pad exide layer 39 is formed overlying the semiconductor substrate 30.

Two MOS transistors 42 and 46 are formed in the semiconductor substrate 30. The method of the present invention uses the MOS transistors 42 and 46 in the layer detection method. Each transistor is preferably formed with the same layout orientation, with the same size, and in class proximity to the other transistor so that the parametric performance of the transistors 42 and 46 should

be identical. However, since a layer of the fabrication process is patterned such that a process or size difference is introduced between the transistors 42 and 46, then a parametric performance difference would exist between the transistors. This parametric difference would then be detectable using an electrical test where current and voltage measurements are made on each device 42 and 46. Two distinct conditions would then exist. In the first case, if the transistors 42 and 46 generate identical or near identical parametric measurement, then it can be concluded that the specific layer, that is herein called the reticle option layer, was not used on this integrated direuit. In the second case, if the transistors 42 and 46 generate different parametric measurements, then it can be concluded that the reticle option layer was used on this integrated circuit.

Referring again to Fig. 2, the first and second preferred embodiments of the present invention illustrate the case where the reticle option layer is an extra implant layer that reduces the threshold voltage (V.) of MIS transistors that have the additional layer. This reticle option layer is called the threshold voltage implantation reticle option layer. This reticle option layer is defined

so that one chip version on the reticle 10 of Fig. 1 has the standard V_{τ} while another chip version on the reticle 10 has the low V_{τ} . By comparing the standard and low V_{τ} versions, it is possible to quickly test and improve the chip design.

The partially completed integrated circuit of Fig. 2 therefore represents the low V₁ case where the additional implant layer is used in the process of the die. A photoresist layer 50 is first deposited overlying the sacrificial oxide layer 38. The photoresist layer 50 is then patterned using the threshold voltage implantation reticle option layer. After the photoresist layer 80 is developed, one transistor 46 is exposed while the other transistor 42 is covered. Ions are implanted 54 into the semiconductor substrate 30 where the patterned photoresist layer 50 exposes the substrate. A channel layer 58 is thereby formed to reduce the V₁ of one MOS transistor 46. This transistor is called the low V₁ transistor 46. The standard V₂ transistor 42 is not implanted and therefore does not exhibit a relatively reduced V₂.

Note that the entire integrated circuit wafer is implanted during the low V implant. The reticle option

threshold voltage layer may be patterned so that all NMOS transistors in the circuit design receive the implant and therefore exhibit a lowered V_t. Alternatively, the reticle option threshold voltage layer may be patterned so that only some of the NMOS transistors in the circuit exhibit a lowered V_t. Note also that none of the NMOS transistors on the standard V_t chip version receive this implant because the reticle option threshold voltage layer is not present at this reticle location. In this process scheme, the standard V_t NMOS transistors have a threshold voltage of between about 0.7 Volts and 0.9 Volts. Low V_t NMOS transistors have a threshold voltage of petween about 0.5 Volts and 0.7 Volts.

Referring new to Fig. 3, the photoresist layer 50 and the sacrificial exide layer 38 are removed. Using a conventional process, the MDS transistors 42 and 46 are then completed. For example, a gate exide layer 62 is grown everlying the semiconductor substrate. A polysilicon layer 66 is deposited overlying the gate exide layer 62. The polysilicen layer 66 and the gate oxide layer 62 are patterned to complete the gates of the MOS transistor pair 42 and 46. Tons are then implanted into the semiconductor substrate 30 to form the source and drain junctions 70.

Referring now to Fig. 4, a NMOS transistor pair 42 and 46 is shown in schematic form. Note that the source junctions of each device are connected to the ground reference of the integrated circuit, typically called VSS. The gate and drain junctions are connected together so that the NMOS transistors are configured as MOS dicdes. The gate and drain junctions of the standard V₁ device 42 are connected together to form the node labeled vt 74. The gate and drain junctions of the low V₂ device 46 are connected together to form the node labeled nlvt 76.

Referring now to Fig. 5, several important features of the method of the first preferred embodiment of the present invention are illustrated. In the first preferred embodiment, the method of the present invention allows the threshold voltage implantation reticle option layer to be detected using an electrical parametric test by directly probing the integrated circuit die. The method of detection is as follows. First, the vt node 74 of the standard V. NMOS transistor 42 is probed. A power supply V: 108 is used to force a DC voltage across the vt node 74 and the ground reference. The current flowing through the standard V. NMOS transistor 42 is measured. Next, the nivt

nide 76 of the low V_1 NMOS transistor 46 is probed. A power supply V_1 116 is used to force a DC voltage across the nlvt node 76 and the ground reference. The current flowing through the low V_1 NMCS transistor 46 is measured. Finally, the current measurements for each transistor 42 and 46 are simpared.

The delta between the current measurements, or between calculated voltage thresholds based upon the current measurements, of each transistor is important. The exact delta that would constitute a definitive conclusion of the test is based on a statistical analysis of die probes in the particular CMOS process with and without the particular optional threshold implantation.

Referring now to Fig. 6, the parametric performance of the low V₁ NMOS transistor 46 and the standard V₂ NMOS transistor 42 are compared. The graph 150 shows the results of a simulated DC voltage sweep performed on each device. The MCS diode current versus the power supply voltage is plotted. As expected, the low V₂ NMOS transistor 46 curve 158 demonstrates a higher absolute value of current than the standard V₂ NMOS transistor 46 curve 154. The resulting calculated V₂ for each transistor verifies

that one device has a significantly different $V_{\rm t}$. This difference confirms that the probed integrated circuit die was the version that received the threshold voltage implantation reticle option layer. However, if the low $V_{\rm t}$ NMOS transistor 46 curve 158 and the standard $V_{\rm t}$ NMOS transistor 46 curve 154 were closely correlated, the conclusion would be that each device had the same threshold. In this case, the probed integrated circuit die would be a standard threshold implant version.

embodiment of the present invention is applied using PMOS transistors rather than NMOS transistors. Note that the source junctions of each PMOS transistor 82 and 92 are connected to the standard voltage supply 84 and 90 of the integrated circuit, typically called VDD. The gate and drain junctions are connected together so that the PMOS transistors are configured as MOS diedes. The gate and drain junctions of the standard V_t device 32 are connected together to form the node labeled vt 86. The gate and drain junctions of the low V_t device 92 are connected together to form the node labeled nlvt 94.

First, the vt node 36 of the standard V_t PMOS transistor 82 is probed. A power supply V_t 88 is used to force a DC voltage across the vt node 36 and the ground reference. The current flowing through the standard V_t PMOS transistor 92 is measured. Next, the nlvt node 94 of the low V_t PMOS transistor 92 is probed. A power supply V_t 96 is used to force a DC voltage across the nlvt node 94 and the ground reference. The current flowing through the low V_t PMOS transistor 92 is measured. Finally, the current measurements for each transistor 82 and 92 are compared.

Referring new to Fig. 8, a second preferred embodiment of the present invention is illustrated. In the second embodiment, the method of the present invention facilitates threshold voltage implantation reticle option layer detection by probing an external pin of a packaged integrated circuit device. The NMOS transistor pair 42 and 4δ is fabricated as described in the first preferred embodiment. The drain and gate junctions of the standard V_t NMOS transistor 42 and the low V- NMOS transistor 46 are connected together to form a pair of MOS diodes. The source junctions of each device 42 and 46 are connected to the reference ground.

The drain and gate junctions of the standard V. NMOS transistor 42 are again connected to a node that is herein called vt 74. In the second empodiment, however, an internal voltage supply 105, commonly called VDE, is connected to the vt node 74 through a resistor F₁ 106. The presence of the voltage supply 105 and the resistor R₁ 106 creates a current source circuit. The voltage on the vt node 74 will again depend upon the threshold voltage of the standard V₁ NMOS transistor 42.

The drain and gate junctions of the low V_t NMOS transistor 46 are again connected to a node that is herein called nlvt 76. An internal voltage supply 109, commonly called VDD, is connected to the nlvt node 76 through a resistor F_t 110. The presence of the voltage supply 109 and the resistor F_t 110 creates a current source circuit. The voltage on the nlvt node 76 will again depend upon the threshold voltage of the low V_t NMCS transistor 46.

The value of the resistors R_1 106 and R_2 110 are preferably the same. The resistors are preferably formed on the integrated circuit die using layout techniques that facilitate closely matching each resistor in the pair. The voltage supply VDD 105 and 109 is preferably the main power

supply for the integrated circuit device and has a value of between about 2.0 Volts and 3.3 Volts. The method of the present invention will work for a wide variety of voltages and resistor values.

Referring now to Fig. 9, several important features of the second preferred embodiment are illustrated. The method of the second preferred embodiment is to provide access to the NMOS transistor pair 42 and 46 at a single integrated circuit pin so that the chip version can be identified with a pair of simple parametric measurements. The off chip node 80 is an output pin of the integrated circuit. The Off Chip Driver (OCD) block 100 is a typical analog output direuit that may include electrostatic discharge protection. The OCD block 100 passes the voltage of node 123 to the output pin. The OCD block 100 translates the input level 123 to an output level 80 that is compatible with the interface circuit in use. For example, the level could be translated for compatibility with low voltage transistor-transistor logic (LVTTL). The output drive must be strong enough to drive all of the loading capacitance on the integrated circuit pin.

through multiplex (MUX) blocks 92 and 96. Together, the MUX blocks 92 and 96 function in one of two states. When vt_mux_sel 104 is asserted and nlvt_mux_sel 103 is de-asserted, then MUX block 92 is in an active state and MUX block 96 is in a high impedance state. In this state, the standard V, NMOS transistor 42 is selected for measurement. Conversely, when vt_mux_sel 104 is de-asserted and nlvt_mux_sel 108 is asserted, then MUX block 96 is in an active state and MUX block 92 is in a high impedance state. In this state, the low V_t NMOS transistor 46 is selected for measurement. The MUX blocks 92 and 96 are standard designs for a CMCS process and ideally have minimum voltage offset. The MUX blocks 92 and 96 are preferably identical.

Amplifier (AMP) blocks 34 and 88 may be used to amplify the vt node 74 and the nlvt node 76 signals if the signal strength is very weak. The current bias, set by the size of the resistors R_1 106 and R_2 110 and the size of the NMOS pair 42 and 46 determines the signal strength. If used, the AMP blocks 84 and 88 are again standard designs for a CMOS process.

The novel detection method begins with the selection of the standard V- NMOS transistor 42 by the assertion of the vt mux sel signal 104 and the de-assertion of the nivt mux sel signal 108. The vt mux sel signal 104 and nivt mux sel signal 108 are preferably controlled by an integrated test mode logic block. They may alternatively be controlled through an external integrated circuit pin. Once the vt mux sel signal is asserted, the bias voltage of the vt node 74 is available at the output pin off thip 50 through the MUM block 92. The voltage at off chip 80 is easily measured and recorded. Next, the vt mux sel signal 104 is de-asserted and the nlvt mux sel signal 108 is asserted to dause the selection of MUM plock 96. The low V-NMOS transistor 46 is thereby selected. The bias voltage of the nlvt node 76 is available at the output pir off chip 80. The voltage at off chip 80 is again easily measured and recorded.

The first and second off_chip 3D voltage readings are then compared. If the first and second readings are nearly identical, then it may be concluded that this integrated circuit package did not receive the threshold voltage implantation reticle option layer. Therefore, this is the standard V- chip version. If the first reading is higher

than the second reading by a substantial margin, then it may be concluded that this integrated circuit package did receive the threshold voltage implantation reticle option layer. This is the low Vt onip version.

The delta between the voltage measurements of each transistor is important. The exact delta that would constitute a definitive conclusion of the test is based on a statistical analysis of die probes in the particular CMOS process with and without the particular optional threshold implantation.

Deferring now to Fig. 10, the parametric performance of the 10w V, NMCS transistor 46 and the standard V, NMOS transistor 42 as used in the second embodiment method are compared. The graph 162 shows the results of a simulated transient response performed on each device. The curve 170 for the nlvt node 76 of the 10w V, NMCS transistor 46 demonstrates a low voltage level of 0.984 Volts. The vt node 74 of the standard V. NMOS transistor 46 demonstrates a low voltage level as shown by curve 166. By comparing these voltage readings using the novel method of the present invention, the presence of the threshold

voltage implantation reticle option layer is easily discerned.

Peferring now to Fig. 11, several important features of the third preferred embodiment are illustrated. Access to a FMDS transistor pair 204 and 220 at a single integrated circuit pin is provide in a fashion similar to that of the second embodiment.

Two separate paths are connected to the OCD block 100 through multiplex (MUX) blocks 92 and 96. Again, the MUX blocks 92 and 96 function in one of two states. When vt_mux_sel 104 is asserted and nlvt_mux_sel 108 is deasserted, then MUX block 92 is in an active state and MUX block 96 is in a high impedance state. In this state, the standard V. PMOS transistor 204 is selected for measurement. Conversely, when vt_mux_sel 104 is de-asserted and nlvt_mux_sel 108 is asserted, then MUX block 96 is in an active state and MUX block 92 is in a high impedance state. In this state, the low Vt PMOS transistor 220 is selected for measurement. Amplifier (AME) blocks 64 and 88 may be used to amplify the vt node 203 and the nlvt node 224 signals if the signal strength is very weak. The current bias, set by the size of the resistors R; 212 and R, 228 and

the size of the PMDS pair 204 and 220 determines the signal strength.

The novel detection method begins with the selection of the standard $V_{\rm t}$ PMOS transistor 204 by the assertion of the vt mux sel signal 104 and the de-assertion of the mlyt mux sel signal 10%. The vt mux sel signal 10% and mlyt mux sel signal 108 are preferably controlled by an integrated test mode logic block. They may alternatively be controlled through an external integrated circuit pin. Once the vt max sel signal is asserted, the bias voltage of the vt node 208 is available at the output pin off chip 80 through the MUX block 92. The voltage at off chip 80 is easily measured and recorded. Next, the vt mux sel signal 104 is de-asserted and the nlvt mux sel signal 108 is asserted to cause the selection of MUK block 96. The low V-FMOS transistor 220 is thereby selected. The bias voltage of the nlvt node 224 is available at the output pin off_chip 80. The voltage at off chip 80 is again easily measured and recorded.

The first and second off_chip 30 voltage readings are then compared. If the first and second readings are nearly identical, then it may be concluded that this integrated

circuit package did not receive the threshold voltage implantation reticle option layer. Therefore, this is the standard V_0 chip version. If the first reading is higher than the second reading by a substantial margin, then it may be concluded that this integrated circuit package did receive the threshold voltage implantation reticle option layer. This is the low Vt onip version.

The reticle option approach of the present invention could be expanded to include several types of reticle options. Any type of reticle option that would affect the transistor threshold $(V_{\rm T})$ and/or the saturation current $(I_{\rm LS})$ could be used. Follysilicon gate variations could also be used to create measurable differences in transistor performance. Finally, the more common metal connection layer reticle option could be incorporated into the method.

The method of the present invention could be applied to more complicated reticle options where several option layers are used together in forming circuitry so that the number of overall chip options can be expanded several times over. For example, polysilicon gate width and threshold implant could be varied in combination. In

addition, metal options could be varied in combination with the polysilicon layer and/or the threshold implantation.

As shown in the preferred embodiments, the present invention provides an effective method for detecting the presence a reticle option layer in an integrated circuit device. The method uses a pair of MOS transistors that will exhibit different parametric performance if a reticle option layer is present. One embodiment allows detection of the reticle option layer by direct die probing and measurement of either NMOS or PMOS transistors. The second and third embodiments allow detection of the reticle option layer by probing a pin of the packaged integrated circuit.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

What is claimed is: